DS90LV048A TMTC PDF
DS90LVTMTC: DS90LV – V or 5V LVDS Driver/Receiver, Package: Soic Narrow, Pin Nb= DS 90 LV TMTC · DS90LVTMTCX: DS90LV to +85°C SOIC M-LVDS, full duplex, type 1. DS90LVTM/TMTC. 1. 1. LVDS. or 5. to +85°C SOIC, TSSOP DS92LVATM. 1. SOIC M-LVDS, full duplex, type 2. DS91DTM. 1. 1. M-LVDS. MHz. . to +85°C. SOIC M-LVDS, full duplex, type 1. DS90LVTM/TMTC. 1.
|Published (Last):||19 September 2014|
|PDF File Size:||7.20 Mb|
|ePub File Size:||3.17 Mb|
|Price:||Free* [*Free Regsitration Required]|
Available with type 1 and type 2 failsafe receiver thresholds The M-LVDS standard includes 2 types of receiver thresholds. This reduces the amplitude difference between the lower frequency and the higher frequency components of the bit stream. Very low phase noise and spurs?
Fractional-N PLL programmable up to 4th order? A complete evaluation kit reference design is available.
DS90LVATMTCX Datasheet(PDF) – TI store
All other brand or product names are trademarks or registered trademarks of their respective holders. Splitters ds90lg048a crosspoints create multiple copies of your clock or can be used for clock redundancy.
Zero volts on the receiver thresholds will always result in a logic LOW. The diagram helps you to quickly? Total maximum jitter 31 ps 1. Integrated termination saves board area, improves signal quality? Industrial Connectivity Made Easy. DS92LVA dual buffer or single 1: Ethernet, UARTs, USB, and RS Page 1225 21 25 21 12 21, 26 Imaging Cable: Very low power down current? M-LVDS is optimized for multipoint including features critical to multipoint applications such as: Drives 10m twisted pair cable?
LVDS crosspoints, muxes, and buffers? Common mode extended to Low phase noise VCO with integrated tank inductor and programmable output power level? Pre-emphasis or de-emphasis pre-distorts tmtx output signal to compensate for the? CAT5e Length based on 0.
Coax Length based on 0.
Up to 10 dB improvement over next best monolithic competitor? The DS90UR deserializer requires no external clock reference, reducing receiver board complexity and cost. Type 2 receivers have a built-in failsafe where the receiver threshold is offset by mV.
Channel Link SerDes n: F Coaxial Cable 4. The application example below highlights the elegant dual differential interface between the LMH reclocker and LMH dual cable driver. Serializes 24 bits at 5 to 43 MHz to Mbps? This evaluation kit can be reworked to accept non MHz, nonbit devices if necessary.
Receiver automatically locks to any data pattern without external clock? Available in 12 x 12 mm TQFP packaging? Single and dual channel integrated 2: Partially integrated adjustable loop?
For more information, visit www. National has recently moved to 2-letter package code suf? DP reference design available DP reference design available interface.
Single 27 MHz external crystal or reference clock input? Fast lock, cycle slip reduction with timeout counter? Signal conditioners pre-emphasis, equalization, etc. National leverages its high performance analog signal conditioning expertise to provide solutions that extend cable reach, reduce jitter and transmit ultra-clean video signals that meet or exceed speci?
Choice of second reclocked output or low-jitter, differential, data-rate clock output? Low 34 ds0lv048a typ power consumption? National Semiconductor Corporation, September